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Abstract—The local value distributions of the effective con-
tact potential difference (ECPD or the φMS factor) over the
gate area of Al-SiO2-Si structures were investigated for the
first time. A modification of the photoelectric φMS measure-
ment method was developed, which allows determination of
local values of this parameter in different parts of metal-
oxide-semiconductor (MOS) structures. It was found that
the φMS distribution was such, that its values were highest far
away from the gate edge regions (e.g., in the middle of a square
gate), lower in the vicinity of gate edges and still lower in
the vicinity of gate corners. These results were confirmed by
several independent photoelectric and electrical measurement
methods. A model is proposed of this distribution in which
the experimentally determined φMS(x,y) distributions, found
previously, are attributed to mechanical stress distributions
in MOS structures. Model equations are derived and used to
calculate φMS(x,y) distributions for various structures. Results
of these calculations remain in agreement with experimentally
obtained distributions. Comparison of various characteristics
calculated using the model with the results of photoelectric
and electrical measurements of a wide range of Al-SiO2-Si
structures support the validity of the model.
Keywords— MOS structure, photoelectric measurements, elec-
trical parameters, mechanical stress.
1. Introduction
It has been previously shown (e.g., [1, 2]) that mechani-
cal stress in metal-oxide-semiconductor (MOS) devices in-
fluences their electrical parameters. One of these elec-
trical parameters is the effective contact potential differ-
ence (ECPD), called also the φMS factor. The dependence
of φMS on stress was quantitatively estimated in [3]. On the
other hand, it has been shown [2, 4, 5] that usually, me-
chanical stress is nonuniformly distributed under the gate
of a MOS structure. In case of metal gate structures stud-
ied in this work, the mechanical stress distribution in the
dielectric layer under the gate is characterized by a consid-
erable compressive stress σ0 in the central part of the gate
and abrupt stress changes in the vicinity of gate edges, as
shown in Fig. 1. It is therefore expected that φMS will have
different values in the vicinity of gate edges and far away
from them. This has not been observed until now, since
conventional methods used to determine electrical param-
eters of MOS devices, including φMS, measure the param-
eter values which are averaged over the gate area. In this
work, the lateral distributions of φMS values over the gate
area were measured for the first time. A new measurement
method was developed for that purpose, which is a modi-
fication of the photoelectric φMS measurement method [6],
as described below.
Fig. 1. The expected one-dimensional distribution of stress σox(z)
in the oxide layer under the aluminum gate.
Photoelectric measurement results and their correlation
with stress distributions are supported by electrical mea-
surements of various MOS structures. A model of lateral
distribution of φMS local values over the gate area has also
been developed and is presented later. A range of measure-
ment results fully supports the validity of the model.
2. Experimental
2.1. Measurement methods
Distributions of ECPD local values over the gate area were
measured using a newly developed modification of the pho-
toelectric φMS measurement method [6]. The principle of
this modified photoelectric method is illustrated in Fig. 2.
A focused beam of laser generated UV radiation illumi-
nates a small fragment of the gate area, causing internal
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photoemission to take place in this region of the MOS struc-
ture. The resulting photocurrent I versus gate voltage VG
characteristics can be taken in the external circuit. Anal-
ysis of these characteristics allows determination of the
local φMS value in the illuminated region, as described
in [6] and references therein. Hence, scanning the gate
Fig. 2. Illustration of the principle of the modified photoelectric
method of φMS determination.
with the UV light beam allows determination of the lateral
φMS distribution over the gate area. Results obtained using
this method are verified using the purely electrical C(V )
measurements and using the photoelectric measurements
made on entire MOS capacitors of different shapes and di-
mensions, as described later.
2.2. Measured structures
In this work, measurements were made on Al/SiO2/n
+-Si
(ρ ∼= 0.015 Ωcm) and on Al/SiO2/n-Si (ρ ∼= 4 Ωcm) capaci-
tors of different geometries. MOS capacitors with different
gate shape and area were characterized on each of the sili-
con wafers under investigation. The aluminum gates were
either square shaped (SQ), with side a = 0.1 . . . 1.0 mm, or
were in the form of sets of narrow aluminum lines (STR).
Although SiO2 layers of current technological interest are
thinner than tox ∼= 3 nm, we used thicker oxides to optimize
the sensitivity of the applied photoelectric methods [6].
MOS structures with three oxide thicknesses tox = 20, 60
and 160 nm, and two aluminum gate thicknesses tAl = 35
and 400 nm were used in this study.
2.3. Measurement results
First, the ECPD values were determined by the standard
photoelectric method [6], for MOS capacitors with widely
different values of R, where R is the ratio of the gate
perimeter P to the gate area A of the MOS structure. Typ-
ical results of such measurements are shown in Fig. 3.
It can be seen, that φMS values for entire MOS capaci-
tors decrease monotonically with increasing R ratio and
Fig. 3. The φMS measurement results (solid squares) for the entire
SQ and STR gate Al-SiO2-Si capacitors with different R ratios.
Lines are drawn for eye guiding purposes.
Fig. 4. Spectral characteristics of the zero-photocurrent-volt-
age V 0G(λ ), taken for two Al-SiO2-Si capacitors with different
R values.
tend to saturate for large values of R. It was also found
that the spectral characteristics of the zero-photocurrent-
voltage V 0G(λ ), taken for capacitors of different R values,
are shifted in parallel against each other along the voltage
axis, as shown in Fig. 4. Since for any MOS structure:
V 0G(λ ) = φMS +const(λ ); [6], this result shows that for two
structures with different R ratios, the difference between
their φMS values can be determined at any wavelength λ
within the used UV range. The φMS(R) dependence, illus-
trated in Figs. 3 and 4, suggests, although indirectly, that
φMS values in the vicinity of gate edges are lower than far
away from these edges. The direct proof of this property
requires the use of measurement techniques, which allow
determination of local φMS values in the regions, which are
small in comparison with the overall dimensions of the gate.
Hence, the modified photoelectric method, described above
and illustrated in Fig. 2, was used for that purpose. The
typical V 0G(z) characteristics (where z is a coordinate in the
gate surface plane), taken using this method, are shown in
Fig. 5, which proves that indeed φMS values at gate edges
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are lower than in the middle of the gate, and that in the
vicinity of gate corners the φMS values are still lower than
near the gate edges.
Fig. 5. Typical results of V 0G = φMS +const. local value measure-
ments versus distance z, for SQ Al(35 nm)-SiO2(60 nm)-Si(n+)
structure. Distance z is measured: 1) along the diagonal of the
gate; 2) parallel to gate edges and through the middle of the gate.
Fig. 6. Average VFB values (squares) and their standard de-
viations (error bars) measured on SQ gate Al-SiO2-Si capacitors
with different R ratios. The solid squares are for thicker aluminum
gate structures (tAl = 400 nm), and the open squares are for thin-
ner aluminum gate structures (tAl = 35 nm). Lines are drawn as
eye guides.
All the evidence of nonuniform ECPD distributions over
the gate area, presented above, is based on photoelectric
measurements. To exclude the possibility that the observed
results are due to some unidentified optical effect, taking
place when UV radiation illuminates the edges and cor-
ners of the gate, the results were confirmed by electri-
cal measurements which do not involve the use of radi-
ation. Taking into account that the φMS value directly influ-
ences that of the flat-band voltage VFB, capacitance – volt-
age C(VG) characteristics were taken for MOS capacitors
with different R ratio, and VFB values were determined from
these characteristics. This way VFB values were obtained for
thousands of Al/SiO2/n-Si capacitors, with different R ra-
tio, which were identically processed as the Al/SiO2/n
+-Si
structures measured by photoelectric methods, as described
above. Results of these measurements consistently show
that flat-band voltage values decrease with increasing val-
ues of R. Typical results of such measurements made on
square gate (SQ) capacitors, with R = 4, 8, 20 and 40 mm−1
are shown in Fig. 6, for structures with aluminum gate
thicknesses tAl = 35 and 400 nm, fully confirming the
conclusions drawn from results obtained by photoelectric
methods.
3. Model
Stress distribution in the SiO2 layer under the gate of
a MOS capacitor, such as the distribution shown in Fig. 1,
can be modeled in one dimension as:







where σ0 is the compressive stress in the central part of
the gate, ∆σ = ∆σ(0) = ∆σ(a) is the maximum deviation
of σ(z) from the σ0 value which occurs at gate edges (for
z = 0 and z = a), a is the width of the gate in z-direction,
and L is the characteristic length of the stress distribution.
Assuming that the lateral φMS distribution, discussed above,
is caused by lateral stress distributions, in such a way that
|∆φMS(z)| is proportional to ∆σ(z), the one dimensional
φMS(z) distribution can be expressed as:






where φMS0 is the φMS value far away from gate edges,
∆φ = ∆φ(0) = ∆φ(a) is the deviation of φMS(z) from the
φMS0 value which occurs at gate edges (for z = 0 and z = a),
and as results from experiment ∆φ is negative. The average








and is a function of the a/L ratio.
The one dimensional analysis, presented so far, can be
applied to some of the MOS capacitors of practical in-
terest, e.g., to structures with gates in form of long and
narrow stripes (STR), used in our experiments. However,
in most of the cases, the problem considered is not of
a one dimensional nature. For instance, for structures with
square gates (SQ), of side length a, lying in the x, y plane,
the ∆σ(x) and ∆φMS(x) distributions are equally impor-
tant as ∆σ(y) and ∆φMS(y). Assuming that the properties
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of the MOS system are isotropic in the x, y plane, these
distributions can be expressed by Eqs. (1) and (2), with
the z variable replaced by x and y. Assuming further that
the principle of superposition can be applied to stress and
ECPD distributions in the x, y plane, one obtains:
∆φMS(x, y) = ∆φMS(x)+∆φMS(y) (4)
and
φMS(x,y) = φMS0 +∆φMS(x,y) . (5)
Equations (5) and (4), together with expressions for
∆φMS(x) and ∆φMS(y), analogous to Eq. (2), determine the
φMS(x,y) distribution in the x, y plane of the gate area.
Examples of φMS(x, y) distributions, calculated using the
above equations, for structures with square gates (SQ) of
different side lengths a are shown in Fig. 7.
Fig. 7. The φMS(x, y) distribution calculated using the model,
for SQ gate Al-SiO2-Si capacitors of different side length a:
(a) a = 1 mm; (b) a = 0.25 mm; (c) a = 0.1 mm, and using
φMS0 = 0 V, ∆φ = −0.1 V, L = 0.05 mm in the expressions for
∆φMS(x) and ∆φMS(y).









φMS(x, y)dxdy . (6)
The integration of Eq. (6) yields:











showing that φMS is a function of a/L, as clearly seen in
Fig. 7. Equation (7) can be transformed to explicitly give
the dependence of φMS on the previously introduced R ratio:









For capacitors with gates in form of long and narrow stripes
of width a and length l, (l  a), similar reasoning leads to:









The dependence of φMS on R should be reflected in the
dependence of the flat-band voltage VFB (as measured on
the entire MOS structure) on R. Assuming that the effective
charge of the MOS system does not significantly depend
on R, the VFB(R) dependence for square gate structures is:









where VFB0 is the local VFB(x, y) value far away from the
gate edges, and |∆V | is maximum deviation of VFB(x, y)
from the VFB0 value (∆V is negative). Equations (8)–(10)
are the equations of the model which can be used to deter-
mine φMS(R) and VFB(R) dependencies in MOS structures,
as shown below.
4. Verification
To verify the model, experimental results were fit with
the model equations. The best fit of model equations to
the measurement results yields the model parameters for
a given set of experiments, i.e., the values of φMS0 , ∆φ
and L, or VFB0 , ∆V and L. As an example, model Eqs. (8)
and (9) were fit to the φMS measurements illustrated in
Fig. 3, and the result is shown in Fig. 8. The fit is good
both for the square (SQ) gate structures (Eq. (8)) and for the
(STR) structures with gates in form of narrow aluminum
stripes (Eq. (9)). It should be noted that in both cases the
fit is obtained for the same values of φMS0 and ∆φ which
strongly support the validity of the model. The (effective)
L value is different for SQ and STR structures, since for
STR structures L is comparable to the width a of the alu-
minum lines and the influences of both line edges overlap.
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Fig. 8. Curves calculated using Eqs. (8) and (9) fit to the mea-
surement results shown in Fig. 3, obtained for Al-SiO2-Si capac-
itors with SQ and STR gates. Both curves are calculated using
φMS0 = 0.236 V, and ∆φ = −0.106 V in Eqs. (8) and (9). The
curve calculated for SQ structures (model a) uses L = 0.056 mm
in Eq. (8), and the curve calculated for STR structures (model b)
uses L = 0.090 mm in Eq. (9).
Fig. 9. Curves calculated using Eq. (10) fit to the VFB mea-
surement results shown in Fig. 6, for SQ gate Al-SiO2-Si capac-
itors with different R ratio and different aluminum gate thick-
ness. The upper curve (for tAl = 400 nm) is calculated us-
ing VFB0 = −0.400 V, ∆V = −0.148 V, and L = 0.170 mm in
Eq. (10). The lower curve (for tAl = 35 nm) is calculated us-
ing VFBO = −0.530 V, ∆V = −0.115 V, and L = 0.170 mm in
Eq. (10).
As a result, the shape of the φMS(z) distribution is quite dif-
ferent in this case from the distributions obtained in case
when a  L (e.g., for large SQ structures).
The model was further verified by fitting Eq. (10) to the
VFB measurement results. As an example, Eq. (10) is fit
to the measurement results illustrated already in Fig. 6, as
shown in Fig. 9. The fit is good, both for the capacitors with
thicker and the ones with thinner aluminum gates. It should
be noted that the best fit gives higher values of both VFB0
and |∆V | for structures with thicker gates. This is the re-
sult that was expected since thicker aluminum layers cause
higher compressive stresses σ0 in the SiO2 layer and larger
∆σ deviations at gate edges, supporting the assertion that
the lateral distributions of φMS and VFB values are caused
by lateral distributions of stress σox in the plane of the gate.
Further support for this assertion was gained from an exper-
iment based on the following reasoning. Any change in the
stress distribution under the MOS system gate, should be
reflected in changes of φMS and VFB distributions. A change
of stress distribution can be introduced if a gate of another
MOS structure is placed close enough to the gate of inves-
tigated structure. Hence, a comparison was made between
the VFB(R) characteristics of square gate capacitors, which
were not surrounded by other capacitors in their immedi-
ate vicinity, with the characteristics of identical capacitors
surrounded by protective aluminum rings of the same
thickness tAl = 400 nm, at a distance of 10 µm. The result
Fig. 10. The VFB versus R measurement results obtained for SQ
gate structures with and without the protective aluminum rings
(open squares and open circles). Curves calculated using Eq. 10)
are fit to measurement results for both types of structures. The
upper curve (for SQ gates with protective rings) is calculated
using VFB0 = −0.259 V, ∆V = −0.119 V and L = 0.249 mm
in Eq. (10). The lower curve (for SQ gates without protective
rings) is calculated using VFB0 =−0.319 V, ∆V =−0.115 V, and
L = 0.197 mm in Eq. (10).
of this comparison is shown in Fig. 10. Similarly as in the
case of capacitors with different aluminum gate thickness
(see Fig. 9), a considerable shift is observed between the
VFB(R) characteristics of structures with and without the
protective aluminum rings.
5. Conclusions
The lateral distribution of local ECPD values in the plane
of MOS structure’s gate was studied for the first time. Pho-
toelectric and electrical measurement methods were used in
this investigation. It was found that φMS has a characteristic
distribution over the gate area, with local φMS values being
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highest in the middle of the gate, lower at gate edges, and
lowest at gate corners. To study these ECPD distributions,
the photoelectric φMS measurement method was modified
to allow determination of local ECPD values over dimen-
sions that are small in comparison with the dimensions of
the MOS structure. The lateral distributions of ECPD are
attributed to lateral distributions of mechanical stress un-
der the gate of a MOS structure. A simple model has been
proposed of the distribution of local φMS values over the
gate area. The φMS(x, y) distributions calculated using the
model remain in agreement with the ones determined by the
photoelectric method. The validity of the model is further
verified by electrical measurements of the flat-band voltage
VFB values of a range of Al-SiO2-Si capacitors, differing
in the ratio R, of the gate perimeter to gate area.
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